Design of low power transceiver on Spartan-3 and Spartan-6 FPGA

Yousef A. Baker, El-Ebiary and Keshav, Kumar and Bishwajeet, Pandey (2019) Design of low power transceiver on Spartan-3 and Spartan-6 FPGA. International Journal of Innovative Technology and Exploring Engineering (IJITEE), 8 (12S2). pp. 27-30. ISSN 2278-3075

Text FH02-FIK-20-39373.pdf Restricted to Registered users only Download (422kB)

Abstract

In this research work, a low power transceiver is designed using Spartan-3 and Spartan-6 Field-Programmable Gate Array (FPGA). In this work, a Universal Asynchronous Receiver Transmitter (UART) device is used as a transceiver. The implementation of UART is possible with EDA tools called Xilinx 14.1 and the results of the power analysis are targeted on Spartan-3 and Spartan-6 FPGA. The variation of different power of chips that are fabricated on FPGA for e.g., Input/Output (I/O) power consumption, Leakage power dissipation, Signal power utilization, Logic power usage, and the use of Total power, is observed by changing the voltage supply. This research work shows how the change in voltage influence the power consumption of UART on Spartan-3 and Spartan-6 FPGA devices. It is observed that Spartan-6 is found to be more powerefficient as voltage supply increases.

Actions (login required)

View Item